{"data":{"company":{"name":"NVIDIA","slug":"nvidia","logo_url":"https://logos.yubhub.co/nvidia.com.png","canonical_domain":"nvidia.wd5.myworkdayjobs.com","editorial":null,"wikidata_id":null,"founded":null,"ceo":null,"founders":[],"hq_location":null,"industry":null,"employee_count":null,"official_website":null,"wikipedia_url":null,"stock_ticker":null,"stock_price":null,"market_cap":null,"revenue":null,"ipo_date":null,"sector":null,"full_time_employees":null,"company_description":null,"twitter_username":null,"linkedin_id":null,"instagram_username":null,"facebook_id":null,"parent_org":null,"country":null,"github_org":"NVIDIA","github_public_repos":704,"github_followers":23646,"github_verified":1,"github_description":null,"github_location":"2788 San Tomas Expressway, Santa Clara, CA, 95051","github_blog":"https://nvidia.com","github_twitter":null,"stock_exchange":null,"stock_beta":null,"stock_range":null,"stock_is_actively_trading":null,"fmp_image":null,"fmp_address":null,"fmp_city":null,"fmp_state":null,"fmp_country":null,"recent_news":[{"title":"SK Group and NVIDIA Expand Strategic Partnership Across AI Factories and Next-Generation Memory - NVIDIA Newsroom","url":"https://news.google.com/rss/articles/CBMiygFBVV95cUxQWWdmVzNHOG9UWDV2VnM0ek1kOTlMSDMydklMbjQzSDBSUWVYaGFJeFQwZk9tR09qNDVtMWlHS2pIUmVHVGxoOVFPSm1LYS1UUXdzNnNwa2U2MUVGaXFJLWVPb1NvNlN1OWhCX21OR3ROa1FjVFVsVVpuekRLMGVDYWw0SzBnMXRGMGY2ZlVXalpHVktOM2xhVlprcXpDLVV6WUVLdUFCOW43TkM2dW9lTnpBbS1TZ1hYd2pOMUMyc1lrVU1YaERxaWRR?oc=5","publisher":"NVIDIA Newsroom","date":"2026-07-25","snippet":"SK Group and NVIDIA Expand Strategic Partnership Across AI Factories and Next-Generation Memory NVIDIA Newsroom"},{"title":"Industry Leaders Unite in Open Secure AI Alliance for AI Safety and Security - NVIDIA Blog","url":"https://news.google.com/rss/articles/CBMiZEFVX3lxTE1jbERSYTYzMDlvaExvNHBYWTZrU2Zfd210S2U0NHAyMDBqWG5DS0hkenZPaUgxVDcxcEtPUUhrbVhObUpvQzV2b0VKSzRjOF9sMW9WdW03ZVhyUC1TaG5XVGdHS3Q?oc=5","publisher":"NVIDIA Blog","date":"2026-07-27","snippet":"Industry Leaders Unite in Open Secure AI Alliance for AI Safety and Security NVIDIA Blog"},{"title":"Japan Government, Industrial Leaders and NVIDIA Launch the World’s First National AI Infrastructure - NVIDIA Newsroom","url":"https://news.google.com/rss/articles/CBMizAFBVV95cUxQMFU0SjdIMHdIZGRlQU8xMnIzdHFYUlhYbk5vRm96NFFTQnMwYzJ4MVZueTZ0b1NSQWJ3ak1YQUVEamFQRGY0UWt5SVhrakU3N1pqOURtbWNOc0hfdDF4ZjdEZWZrb1lZS3ZTWU45Q3VIaUJDQW5TeU16RWpYbWdwaVBUanBOT1RwZ0ZBYktjaUdnSmxiWU52RnVoeHJ1WE80N2VKVVlHcUs5UU00aEhtMXN4RWRtRXptSVZ3cUF6YVFJVzZxcVMtTGhoZFo?oc=5","publisher":"NVIDIA Newsroom","date":"2026-07-16","snippet":"Japan Government, Industrial Leaders and NVIDIA Launch the World’s First National AI Infrastructure NVIDIA Newsroom"},{"title":"At SIGGRAPH, NVIDIA Advances Graphics and Simulation With Agentic and Physical AI - NVIDIA Blog","url":"https://news.google.com/rss/articles/CBMiXkFVX3lxTFB5OFAwb0RQNlFtQ3RCY0Q1ZFlNQjhnZnNGUTVJU2lxdWtpY083SmQzM1E5eTE3YWVmRnNtMnlWN1ZkREx5b1U2T3BBYTRTVmVIVnpwaGxnWXlhOXJCMUE?oc=5","publisher":"NVIDIA Blog","date":"2026-07-20","snippet":"At SIGGRAPH, NVIDIA Advances Graphics and Simulation With Agentic and Physical AI NVIDIA Blog"},{"title":"NVIDIA Unlocks AI Compute at Scale, Inviting Partners to Power the AI Infrastructure Buildout - NVIDIA Blog","url":"https://news.google.com/rss/articles/CBMiugFBVV95cUxQVG5VZ3ZIYWdHOGRWV0FXRW9sYzYxX1c2dHhKRmVPY3JlNlpPcHdfUzA0RkstUi04WTl0dzFqdEUtalQ1NFM5WjNJb3c5cmdveTJibUhIRzJGMUV0OVRYSFBNb3pwSHRlYWdQVVhpRkZNWmtHMmhJclBSSWRWZW5fT0NTenVLY0lzdURVdHJZQjBjQVdUQkc0M1N0NkMzU19CRndHZW1kRDNfN1I3TmJCbm5uRUtjQmRwQ1E?oc=5","publisher":"NVIDIA Blog","date":"2026-07-01","snippet":"NVIDIA Unlocks AI Compute at Scale, Inviting Partners to Power the AI Infrastructure Buildout NVIDIA Blog"}],"search_interest_index":null,"search_interest_trend":null,"wikipedia_monthly_views":null,"hn_mention_count":null,"hn_top_stories":[],"wayback_first_year":null,"sec_incorporation_state":null,"sec_latest_filing_type":null,"sec_latest_filing_date":null,"sec_filings":[],"research_papers_count":null,"research_citations_count":null,"research_h_index":null,"research_topics":[],"is_federal_contractor":null,"earnings_calendar":[],"industry_canonical":null,"enrichment_sources":["news"],"last_enriched_at":"2026-03-20T16:24:53.094Z"},"hiring":{"total_jobs":1885,"categories":[{"category":"engineering","count":1696},{"category":"sales","count":46},{"category":"it","count":44},{"category":"operations","count":31},{"category":"marketing","count":23},{"category":"finance","count":17},{"category":"manufacturing","count":9},{"category":"hr","count":9},{"category":"design","count":6},{"category":"legal","count":3},{"category":"communications","count":1}],"experience_levels":[{"level":"senior","count":1620},{"level":"mid","count":172},{"level":"entry","count":55},{"level":"executive","count":20},{"level":"staff","count":2}],"work_arrangements":[{"arrangement":"onsite","count":650},{"arrangement":"remote","count":306},{"arrangement":"hybrid","count":146}],"top_titles":[{"title":"Help companies of all sizes embrace industry-changing technologies like RAPIDS to analyze massive amounts of data to make better, faster business decisions.","count":12},{"title":"Senior Chip Design Verification Engineer","count":9},{"title":"Senior Chip Design Engineer","count":8},{"title":"Senior ASIC Verification Engineer","count":8},{"title":"Senior Mixed Signal Design Engineer","count":7},{"title":"Senior DFT Engineer","count":7},{"title":"Physical Design Engineer","count":7},{"title":"ASIC Verification Engineer","count":7},{"title":"Senior System Software Engineer - Halos Core and Robotics Platform","count":5},{"title":"Senior Physical Design Engineer","count":5},{"title":"Senior Mixed Signal Circuit Design Engineer","count":5},{"title":"Product Development Engineer","count":5},{"title":"Help Us Transform Entire Industries","count":5},{"title":"Deep Learning Performance Architect","count":5},{"title":"Chip Design Verification Engineer","count":5}],"locations":[{"location":"santa clara, ca","count":445},{"location":"santa clara","count":431},{"location":"tel aviv","count":74},{"location":"bengaluru","count":73},{"location":"yokneam, israel","count":66},{"location":"shanghai","count":66},{"location":"yokneam","count":57},{"location":"taipei","count":39},{"location":"bengaluru, india","count":20},{"location":"seoul","count":18}],"skills":[{"skill":"Python","required":639,"preferred":96,"total":735},{"skill":"C++","required":325,"preferred":28,"total":353},{"skill":"CUDA","required":107,"preferred":98,"total":205},{"skill":"Linux","required":188,"preferred":14,"total":202},{"skill":"C/c++","required":181,"preferred":21,"total":202},{"skill":"Electrical Engineering","required":169,"preferred":1,"total":170},{"skill":"PERL","required":117,"preferred":47,"total":164},{"skill":"Artificial Intelligence","required":123,"preferred":23,"total":146},{"skill":"Kubernetes","required":105,"preferred":39,"total":144},{"skill":"PyTorch","required":108,"preferred":30,"total":138},{"skill":"Machine Learning","required":116,"preferred":15,"total":131},{"skill":"Deep Learning","required":103,"preferred":19,"total":122},{"skill":"Computer Science","required":113,"preferred":1,"total":114},{"skill":"Computer Architecture","required":94,"preferred":10,"total":104},{"skill":"Computer Engineering","required":97,"preferred":0,"total":97},{"skill":"Go","required":78,"preferred":9,"total":87},{"skill":"Distributed Systems","required":77,"preferred":9,"total":86},{"skill":"Networking","required":69,"preferred":16,"total":85},{"skill":"Verilog","required":73,"preferred":6,"total":79},{"skill":"Debugging","required":56,"preferred":20,"total":76}],"salary_stats":{"count":90,"min":62000,"q1":122500,"median":125000,"q3":150000,"max":200000},"job_types":[{"type":"full-time","count":1872},{"type":"internship","count":10},{"type":"part-time","count":2}],"latest_jobs":[{"id":"job_8b85dc1d-f5d","title":"Senior Software Engineer, Agentic AI","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-WA-Redmond/Senior-Software-Engineer--Agentic-AI_JR2022556","location":"Redmond, WA","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>NVIDIA is seeking a Senior Software Engineer to join the Agentic AI High-Performance Code Generation team. In this role, you will build autonomous systems that engineer code at the highest levels of performance.</p>\n<p><strong>What you’ll be doing:</strong></p>\n<ul>\n<li>Architect Agentic Systems: Lead the design and implementation of sophisticated coding agents and agentic platforms capable of multi-step reasoning, self-correction, and autonomous code generation.</li>\n<li>Scale Distributed Systems: Build and maintain high-performance, large-scale production systems that handle the compute-intensive nature of agentic workflows and AI evaluation.</li>\n<li>Develop Evaluation Frameworks: Create and implement rigorous AI evaluation methodologies to measure the accuracy, safety, and efficiency of generated code and agentic logic.</li>\n<li>Optimize for Performance: Collaborate with hardware and software teams to ensure agent-generated code and the underlying platforms are optimized for the latest NVIDIA GPU architectures.</li>\n<li>Establish Engineering Standards: Drive best practices for code quality, testing, and deployment within the agentic AI ecosystem to ensure reliable, production-grade output.</li>\n</ul>\n<p><strong>What we need to see:</strong></p>\n<ul>\n<li>A MS in Computer Science, Computer Engineering, or a related field (or equivalent experience).</li>\n<li>4+ years of experience building and maintaining large-scale production systems.</li>\n<li>Proven experience in building coding agents or developing comprehensive agent platforms.</li>\n<li>Direct experience developing skills and workflows using state-of-the-art coding agents and IDEs (e.g., Claude Code, Cursor, or Codex).</li>\n<li>Proficient in Python and at least one systems programming language (C++ or Rust).</li>\n<li>Strong background in AI evaluation and the ability to design benchmarks for complex, non-deterministic agentic behaviors.</li>\n<li>Experience with distributed systems and orchestration to manage high-throughput AI workloads.</li>\n</ul>\n<p><strong>Ways to stand out from the crowd:</strong></p>\n<ul>\n<li>Low-Level Mastery: Experience writing CUDA kernels and deep-dive profiling using Nsight Compute and Nsight Systems.</li>\n<li>Framework Optimization: Hands-on experience optimizing and deploying with TRT-LLM, SGLang, vLLM, or Transformer Engine.</li>\n<li>Agentic Innovation: Demonstrated leadership in building and scaling agentic AI applications in production environments.</li>\n</ul>\n<p>You will also be eligible for equity and benefits.</p>","enriched_at":1785767436107},{"id":"job_48ba9dc2-0a7","title":"Senior Software Engineer, Embedded Platform Middleware — Automotive and Robotics","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Software-Engineer--Embedded-Platform-Middleware---Automotive-and-Robotics_JR2022103","location":"Santa Clara, CA","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>Join NVIDIA&#39;s Embedded Platform Middleware team [NvSci Team] , the group building foundational system software that enables safe, high-performance data sharing and synchronization across GPUs, CPUs, and specialized accelerators on NVIDIA DRIVE (autonomous vehicles) and Jetson (robotics &amp; edge AI) platforms.</p>\n<p><strong>What You&#39;ll Be Doing:</strong></p>\n<ul>\n<li>Design and evolve middleware APIs for buffer sharing, cross-engine synchronization, streaming, and inter-process communication , with a relentless focus on developer experience, simplicity, and long-term maintainability.</li>\n<li>Lead end-to-end feature development that meets stringent automotive safety and security standards (ISO26262, ASPICE, ISO21434), aligned with product roadmaps and release cycles.</li>\n<li>Optimize performance in resource-constrained embedded environments; partner closely with hardware and firmware engineers to co-design solutions that unlock the full potential of NVIDIA accelerators.</li>\n<li>Drive technical direction across teams , collaborate with CUDA, graphics, camera, and AV framework engineers to simplify system architecture and elevate the platform.</li>\n<li>Modernize how we build software , introduce automation, static analysis, fuzzing, and generative-AI tooling to improve reliability, velocity, and scalability.</li>\n<li>Mentor and influence , help grow the technical depth of the team and represent the platform in cross-org design discussions.</li>\n</ul>\n<p><strong>What We Need to See:</strong></p>\n<ul>\n<li>BS or MS in CS, CE, EE, or related field , or equivalent experience.</li>\n<li>8+ years of relevant software development experience.</li>\n<li>Strong proficiency in C and modern C++.</li>\n<li>Deep experience with embedded systems and system architecture , multi-threaded software spanning CPUs, accelerators, and heterogeneous chips.</li>\n<li>Strong understanding of operating system internals: memory management, synchronization primitives, IPC, and drivers.</li>\n<li>Hands-on experience with the Linux kernel (drivers, subsystems, or kernel-space development).</li>\n<li>Experience delivering safety-critical software , ISO26262, DO-178C, IEC61508, or equivalent certified-software development processes.</li>\n<li>Proven track record of driving solutions from concept to production in cross-functional, distributed teams.</li>\n</ul>\n<p><strong>Ways to Stand Out from the crowd:</strong></p>\n<ul>\n<li>Experience with automotive cybersecurity (ISO21434) or ASPICE processes.</li>\n<li>Familiarity with QNX, Integrity, or other RTOSes.</li>\n<li>Background in GPU programming, CUDA, Vulkan, or graphics/compute driver stacks.</li>\n<li>Contributions to middleware, HAL layers, or system libraries at production scale.</li>\n<li>Experience with MISRAC/C++, Coverity, fuzzing, or formal verification.</li>\n</ul>\n<p>You will also be eligible for equity and benefits.</p>","enriched_at":1785767124907},{"id":"job_b0cda847-2f6","title":"Senior Architect, NVLink","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-MA-Westford/Senior-Architect--NVLink_JR2022626","location":"Westford, MA","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>NVIDIA is seeking a Senior Architect (NVLink) to join a team responsible for defining next-generation communications standards and products building on their current NVLink technology.</p>\n<p>The successful candidate will:</p>\n<ul>\n<li>Research and craft architecture solutions for chip-to-chip communication, optimizing for performance, area, power, security, and resiliency</li>\n<li>Collaborate with other design teams to define interfaces and flows between NVLink blocks and the rest of the chip</li>\n<li>Perform architectural modeling, validation, definition, and documentation</li>\n<li>Drive implementation across design, verification, firmware, and software teams</li>\n<li>Work with switch teams to define NVLink fabric architecture</li>\n<li>Define network configuration and management flows</li>\n</ul>\n<p>Requirements include:</p>\n<ul>\n<li>Master&#39;s or Ph.D. in Electrical Engineering, Computer Science, or Computer Engineering (or equivalent experience)</li>\n<li>At least 8 years of relevant experience in architecture, design, and verification</li>\n<li>Experience with innovative ASIC design processes</li>\n<li>Proven track record of shipping multiple projects with skills in processor and I/O architecture</li>\n<li>Proficiency in C++ and Verilog</li>\n</ul>\n<p>NVIDIA offers equity and benefits to its employees.</p>","enriched_at":1785767032618},{"id":"job_4f368b31-1c2","title":"Developer Relations Manager, AI Natives","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Sweden-Remote/Developer-Relations-Manager--AI-Natives_JR2021213","location":null,"job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>We are seeking a highly technical and strategic Senior Developer Relations Manager - EMEA AI Natives to join our team, with a focus on engaging developer ecosystems across emerging technology domains.</p>\n<p>In this pivotal role, you will work directly with software solution providers, developers, and industry professionals to foster the adoption of NVIDIA’s advanced AI and computing platforms.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Serve as the trusted technical advisor, problem solver, and champion for the developer ecosystem in EMEA AI Natives with multi-functional partners to drive adoption of NVIDIA technologies.</li>\n<li>Accelerate critical workloads by demonstrating ground breaking solutions that integrate the core NVIDIA stack into developer products, platforms, and pipelines.</li>\n<li>Advise on the technical enablement resources,such as sample code, guides, demonstration pipelines, and tools to highlight the application of technologies in solving real-world problems for EMEA AI Natives.</li>\n<li>Guide partners and startups through onboarding and integration with NVIDIA’s programs, fostering co-innovation and the development of next-generation solutions.</li>\n<li>Map, track, and monitor the developer ecosystem to identify growth opportunities, inform technology roadmaps, and shape adoption strategies.</li>\n<li>Collaborate multi-functionally with solution architects, engineering, product management, and marketing to drive developer engagement and optimize partner adoption strategies.</li>\n<li>Engage with partner engineering teams, technical leaders, and decision-makers to identify goals, solve technical challenges, and promote best practices for successful integrations.</li>\n<li>Represent and advocate for the partner technical needs and feedback to NVIDIA’s internal product and engineering teams, supplying actionable insights from field deployments to influence product roadmaps.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Bachelor’s or Master’s degree in Computer Science, Engineering, or a related field (or equivalent practical experience).</li>\n<li>A minimum of 8+ years of overall professional experience in the technology industry in software engineering, developer relations, technical partnerships, including 5+ years of direct hands-on experience in your designated ecosystem.</li>\n<li>Proven experience leading, partnering, and scaling developer programs at major technology companies, EMEA AI Natives, ISVs, or within relevant verticals.</li>\n<li>Significant technical proficiency guiding EMEA AI Natives in high-performance computing, cloud, AI/ML, and/or vertical-specific frameworks and libraries.</li>\n<li>Excellent interpersonal skills with the ability to distill complex technical concepts for diverse technical and non-technical audiences.</li>\n<li>Experience leading technical collaborations with engineering and product teams.</li>\n<li>Proven ability to structure and implement complex technical engagements, negotiate requirements, prioritize issues, and collaborate with internal or external stakeholders.</li>\n</ul>\n<p><strong>Nice to Have:</strong></p>\n<ul>\n<li>Hands-on experience building or optimizing vertical-specific solutions for Generative &amp; Agentic AI.</li>\n<li>Familiarity with advanced computing, AI, and/or GPU acceleration platforms.</li>\n<li>Track record in crafting and implementing systems for real-time processing and low-latency decision-making.</li>\n<li>Successful history of building and scaling developer communities and delivering impactful technical enablement programs.</li>\n</ul>\n<p>We offer competitive salaries and a generous benefits package.</p>","enriched_at":1785767021948},{"id":"job_2ced4450-5f8","title":"Senior MGX Ecosystem Engineer","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-MGX-Ecosystem-Engineer_JR2021581","location":"Taipei","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>NVIDIA is seeking a Senior MGX Ecosystem Engineer to play a crucial role in growing its MGX hardware ecosystem. The successful candidate will collaborate with industry partners, suppliers, OEMs, and technology providers to drive innovation and ensure seamless integration of advanced hardware solutions.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Serve as the primary technical interface to MGX and ecosystem partners, including OEMs, ODMs, and component suppliers.</li>\n<li>Drive ecosystem growth by enabling partners to develop high-performance hardware solutions based on MGX platform specifications.</li>\n<li>Lead technical discussions, product reviews, and ecosystem readiness assessments.</li>\n<li>Provide system-level engineering expertise spanning electrical, mechanical, and thermal domains.</li>\n<li>Support the integration of compute, networking, power delivery, cooling, and mechanical subsystems.</li>\n<li>Define and accomplish validation strategies for ecosystem hardware solutions.</li>\n<li>Deliver technical training, workshops, and onboarding programs for ecosystem partners.</li>\n<li>Collaborate with product management, engineering, operations, manufacturing, and business development teams.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Bachelor’s degree in Electrical Engineering, Mechanical Engineering, Thermal Engineering, Computer Engineering, or a related technical field, or equivalent experience.</li>\n<li>6+ years of demonstrated ability in hardware platform engineering, systems engineering, ecosystem engineering, or technical partner management.</li>\n<li>Solid knowledge of server, data center, AI infrastructure, networking, storage, or high-performance computing platforms.</li>\n<li>Demonstrated expertise in at least two of the following fields and working knowledge of all three: Electrical engineering, Mechanical engineering, Thermal engineering.</li>\n<li>Solid grasp of the hardware development lifecycle from initial concept through to mass production.</li>\n<li>Excellent communication and partner management skills.</li>\n<li>Ability to travel domestically and internationally up to 25–40%.</li>\n</ul>","enriched_at":1785767003797},{"id":"job_fed4a773-72c","title":"Senior ASIC Verification Engineer","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-NC-Durham/Senior-ASIC-Verification-Engineer_JR2022623-1","location":"Durham, NC","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world&#39;s leading SoC&#39;s and GPU&#39;s. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.</p>\n<p>As a Senior Verification Engineer at NVIDIA, you will be responsible for verifying the design, architecture and micro-architecture using advanced verification methodologies. You will define the verification scope, and contribute to the development of the verification infrastructure for memory subsystem units. You will collaborate with architects, designers, software engineers across sites to accomplish your goals.</p>\n<p>To be successful in this role, you will need:</p>\n<ul>\n<li>A Bachelors or Masters Degree in Electrical Engineering or Computer Science or Computer Engineering or equivalent experience</li>\n<li>5+ years of relevant work or research experience</li>\n<li>Strong history of working on verification methodology, creating reusable verification components</li>\n<li>Knowledgeable in verification using random stimulus along with functional coverage and assertion-based verification methodologies</li>\n<li>Fluency in Object Oriented Programming with C++ and/or SystemVerilog</li>\n<li>Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB), and methodologies (UVM or equivalent)</li>\n<li>Your work displays a passion for debugging and strong problem solving skills</li>\n<li>Strong communication skills are required</li>\n</ul>\n<p>Prior verification experience related to high speed IO protocols, or memory coherence is a big plus.</p>\n<p>You will also be eligible for equity and benefits.</p>","enriched_at":1785766971513},{"id":"job_f6ff8211-963","title":"Manager, Financial Systems","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Manager--Financial-Systems_JR2021762","location":"Santa Clara, CA","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Finance","description":"<p>We are looking for a Financial Systems Manager to join our team of four. You will lead and coordinate SAP BPC processes supporting headcount, operating expenses, and capital expenditures planning models. You will also govern cost center changes through SAP MDG and manage core month-end close activities.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Direct BPC HC and OPEX model tasks, including updating forecasts and performing data reconciliations.</li>\n<li>Lead CAPEX model activities in BPC, including depreciation roll forward and asset-related planning support.</li>\n<li>Manage cost center changes in MDG, including generation of new cost centers and updates to cost center properties.</li>\n<li>Offer ongoing leadership to finance liaisons, providing user assistance and solving BPC and process concerns.</li>\n<li>Serve as the main liaison between FP&amp;A and CAPEX collaborators, system end users, and IT partners.</li>\n<li>Act as project coordinator to drive continuous improvement in BPC HC/OPEX/CAPEX models and MDG cost center processes.</li>\n<li>Manage SOPs, user guides, training materials, and process documentation related to BPC HC, OPEX, and CAPEX activities and MDG cost center processes.</li>\n<li>Coordinate internal and external audit support by ensuring timely and accurate documentation of master data and month-end close requirements.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s degree or equivalent experience in Information Systems, Finance, Accounting, Business, or a related field.</li>\n<li>8+ overall years of progressive experience providing technical and functional support with SAP ERP in finance.</li>\n<li>2+ years of leadership.</li>\n<li>Solid background in SAP BPC for planning, including data management and support of planning cycles.</li>\n<li>Extensive experience with SAP MDG cost center or comparable master data governance solutions.</li>\n<li>Robust understanding of finance, encompassing P&amp;L, balance sheet, journals, period-close activities, and HC/OPEX/CAPEX planning.</li>\n<li>Experience leading UAT or system testing in an SAP/BPC environment.</li>\n<li>Demonstrated ability to lead, mentor, and develop team members.</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Highly competitive salaries</li>\n<li>Comprehensive benefits package</li>\n<li>Equity and benefits</li>\n</ul>","enriched_at":1785766964816},{"id":"job_1895fcf6-ae7","title":"Senior Memory System Architect","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Memory-System-Architect_JR2022582","location":null,"job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>NVIDIA is seeking a Senior Memory System Architect to join their memory system architecture team.</p>\n<p>The successful candidate will drive the development of architecture and micro-architecture to improve the state-of-the-art in memory systems, optimizing performance, power efficiency, complexity, area, effort, and schedule.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Developing architecture and micro-architecture for memory systems</li>\n<li>Performance modeling and simulation of features to improve memory system performance and efficiency</li>\n<li>Implementing and maintaining detailed and high-level performance models</li>\n<li>Analyzing benchmarks, application workloads, and performance simulation results to identify tradeoffs in areas of micro-architectural optimizations</li>\n<li>Debugging performance and functional issues with high-level models, RTL simulation, and silicon</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>M.S. or Ph.D. in CS, CE, or EE or equivalent experience</li>\n<li>3+ years experience in SoC or memory system architecture and performance</li>\n<li>Deep understanding of memory subsystems – caches and coherence protocols, DDR and memory controller architecture, on-chip interconnects, address translation</li>\n<li>Strong communication and interpersonal skills along with the ability to work in a dynamic, product-oriented, distributed team</li>\n<li>Exposure/coursework related to Digital systems and VLSI design, Computer Architecture, C/C++ programming languages</li>\n<li>Software development experience with C++, Python, and/or Perl; Verilog or SV/UVM are a plus</li>\n</ul>\n<p>Preferred qualifications:</p>\n<ul>\n<li>Significant experience with performance modeling or performance verification</li>\n<li>Experience debugging and solving complex performance issues</li>\n</ul>\n<p>The position offers equity and benefits.</p>","enriched_at":1785766910329},{"id":"job_12c90658-5da","title":"Liquid-Cooling Specialist - Datacenter","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Liquid-Cooling-Specialist---Datacenter_JR2021987","location":"Santa Clara, CA","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"<p>NVIDIA is seeking a Liquid Cooling Specialist to support and manage liquid cooling infrastructure across its datacenter engineering labs.</p>\n<p>The successful candidate will ensure the reliable operation, maintenance, and continuous improvement of liquid-cooled systems that support the development and validation of next-generation datacenter products.</p>\n<p><strong>Responsibilities:</strong></p>\n<ul>\n<li>Collaborate with engineering, lab operations, facilities, and site services teams to understand liquid cooling needs for new server platforms and lab deployments.</li>\n<li>Install, configure, maintain, and repair CDUs, facility water connections, manifolds, hoses, pumps, valves, quick disconnects, sensors, and related cooling equipment.</li>\n<li>Perform preventive maintenance, inspections, leak testing, coolant quality checks, system health monitoring, and incident response for liquid cooling infrastructure.</li>\n<li>Maintain cooling equipment inventory, SOPs, maintenance schedules, infrastructure documentation, and compliance with lab safety and EH&amp;S requirements.</li>\n<li>Assemble, build, and install bench-top development platforms and large server systems. Run system tests, collect and report on testing results. Screen modules and boards as part of validation testing and debug.</li>\n</ul>\n<p><strong>Requirements:</strong></p>\n<ul>\n<li>Associate&#39;s or Bachelor&#39;s degree in Mechanical Engineering, Engineering Technology, or a related technical field, or equivalent experience.</li>\n<li>5+ years of experience supporting engineering labs, datacenter environments, hardware validation labs, facilities operations, or similar technical settings.</li>\n<li>2+ years of hands-on experience with liquid cooling, facility water systems, chilled water systems, HVAC, industrial cooling, or related mechanical infrastructure.</li>\n<li>Working knowledge of CDUs, pumps, valves, heat exchangers, manifolds, tubing, quick disconnects, sensors, coolant loops, and facility water connections.</li>\n<li>Strong mechanical solving, organization, communication, and prioritization skills. Ability to support multiple engineering teams in an active lab environment.</li>\n</ul>\n<p><strong>Benefits:</strong></p>\n<ul>\n<li>Highly competitive salaries</li>\n<li>Comprehensive benefits package</li>\n<li>Equity eligibility</li>\n<li>Visit www.nvidiabenefits.com/ for more information</li>\n</ul>","enriched_at":1785766872893},{"id":"job_75ee7068-5b2","title":"Senior Chip Design Engineer","source_url":"https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Senior-Chip-Design-Engineer_JR2022408-1","location":"Tel Aviv","job_type":"full-time","experience_level":"senior","work_arrangement":null,"category":"Engineering","description":"<p>We are now looking for a Senior Chip Design Engineer to join our Switch Silicon team. As a Chip Design Engineer at NVIDIA&#39;s Networking business unit, you&#39;ll join a group of passionate engineers to design and implement the next generation state-of-the-art Switch Silicon chips.</p>\n<p><strong>What You&#39;ll Be Doing:</strong></p>\n<ul>\n<li>Work in a design/verification team which develops core units within the Switch silicon as a dynamic verification or RTL design engineer.</li>\n<li>Build reference models, verify and simulate chip blocks/entities according to specifications under challenging constraints with high orientation to power, area, and performance.</li>\n<li>Design RTL of units/blocks according to Arch. specifications under challenging constraints with high orientation to power, area, and performance.</li>\n<li>RTL synthesis, timing, supporting verification, and silicon post TO activities.</li>\n<li>Work closely with multiple teams within organizations such as Architecture, u-arch, Full chip Micro-Architecture, BE, and FW.</li>\n</ul>\n<p><strong>What We Need To See:</strong></p>\n<ul>\n<li>Electrical Engineering B.Sc. or Computer Engineering B.Sc. graduate with high scores or equivalent experience.</li>\n<li>5+ years of experience in chip design.</li>\n<li>Knowledge in network protocols and/or HPC and distributed calculations - advantage.</li>\n<li>A team player with good communication and interpersonal skills.</li>\n</ul>","enriched_at":1785766797751}],"category_normalised":[{"category":"engineering","count":1696},{"category":"sales","count":46},{"category":"it","count":44},{"category":"operations","count":31},{"category":"marketing","count":24},{"category":"finance","count":17},{"category":"manufacturing","count":9},{"category":"hr","count":9},{"category":"design","count":6},{"category":"legal","count":3}],"velocity":{"weeks":[{"week_start":"2026-03-02","count":25},{"week_start":"2026-04-20","count":20},{"week_start":"2026-04-27","count":10},{"week_start":"2026-05-04","count":49},{"week_start":"2026-05-11","count":420},{"week_start":"2026-05-18","count":68},{"week_start":"2026-05-25","count":91},{"week_start":"2026-06-01","count":131},{"week_start":"2026-06-08","count":72},{"week_start":"2026-06-15","count":87},{"week_start":"2026-06-22","count":128},{"week_start":"2026-06-29","count":83},{"week_start":"2026-07-06","count":144},{"week_start":"2026-07-13","count":189},{"week_start":"2026-07-20","count":185},{"week_start":"2026-07-27","count":183}],"trend":"accelerating","wow_pct":-1},"momentum":{"recent_14d":327,"prior_14d":345,"growth_pct":-5,"classification":"stable"},"salary_vs_industry":{"company_median":122500,"industry_median":null,"percentile":null,"sample_size":142,"by_region":[{"region":"Unknown","company_median":122500,"industry_median":null,"sample":112},{"region":"United States","company_median":122500,"industry_median":null,"sample":24},{"region":"Canada","company_median":123750,"industry_median":null,"sample":4}],"transparency_pct":8,"industry_transparency_pct":0,"transparency_warning":true},"market_share":{"company_jobs":1885,"industry_total":1885,"share_pct":100,"rank":1,"peer_count":1},"ai_exposure":{"occupation_weighted_score":0.227,"skill_weighted_score":0.525,"top_exposed_titles":[{"title":"Senior Chip Design Verification Engineer","count":9,"score":0.145},{"title":"Senior Chip Design Engineer","count":8,"score":0.075},{"title":"Senior Mixed Signal Design Engineer","count":7,"score":0.075},{"title":"Physical Design Engineer","count":7,"score":0.145},{"title":"Senior System Software Engineer - Halos Core and Robotics Platform","count":5,"score":0.288},{"title":"Senior Physical Design Engineer","count":5,"score":0.145},{"title":"Senior Mixed Signal Circuit Design Engineer","count":5,"score":0.1},{"title":"Product Development Engineer","count":5,"score":0.081},{"title":"Chip Design Verification Engineer","count":5,"score":0.145},{"title":"Solutions Architect, Graduate Program","count":4,"score":0.199}],"top_exposed_skills":[{"skill":"Wireshark","count":3,"score":0.701},{"skill":"Tcpdump","count":4,"score":0.598},{"skill":"Networking Technology","count":3,"score":0.563},{"skill":"Modeling","count":3,"score":0.535},{"skill":"Thermal Solutions","count":3,"score":0.52},{"skill":"X86 Assembly","count":3,"score":0.52},{"skill":"AI Technologies","count":4,"score":0.51},{"skill":"Linux System Administration","count":6,"score":0.463},{"skill":"Customer Support","count":4,"score":0.462},{"skill":"PC Architecture","count":3,"score":0.442}]},"peer_set":[],"skills_lq":[],"geographic_shift":{"current":[{"region":"Unknown","count":549,"share_pct":32.8},{"region":"United States","count":531,"share_pct":31.7},{"region":"APAC","count":221,"share_pct":13.2},{"region":"Middle East","count":189,"share_pct":11.3},{"region":"India","count":136,"share_pct":8.1},{"region":"EU","count":23,"share_pct":1.4},{"region":"United Kingdom","count":8,"share_pct":0.5},{"region":"EMEA Other","count":7,"share_pct":0.4},{"region":"Canada","count":7,"share_pct":0.4},{"region":"Remote","count":2,"share_pct":0.1},{"region":"Latin America","count":2,"share_pct":0.1}],"emerging":[{"region":"United States","recent_30d":310,"prior_30d":177,"growth_pct":75},{"region":"Middle East","recent_30d":91,"prior_30d":41,"growth_pct":122},{"region":"Unknown","recent_30d":17,"prior_30d":11,"growth_pct":55},{"region":"EU","recent_30d":9,"prior_30d":5,"growth_pct":80}],"shrinking":[]},"seniority_anomalies":{"exec_recent_30d":17,"exec_prior_90d_avg":6.7,"exec_growth_pct":154,"notable_exec_hires":[{"title":"Senior CPO System Hardware Engineer","location":"Raanana","posted_at":"2026-07-30"},{"title":"Director, Product Management – AI Agents for Games","location":"Santa Clara, CA","posted_at":"2026-07-29"},{"title":"Director, Autonomous Vehicles Platform","location":"Santa Clara, CA","posted_at":"2026-07-23"},{"title":"Senior Director, PCB and PCBA - Advanced Technologies and Operations Engineering","location":"Santa Clara, CA","posted_at":"2026-07-23"},{"title":"Director of Engineering - Autonomous Vehicles","location":"Santa Clara, CA","posted_at":"2026-07-22"}]},"posting_dynamics":{"median_days_open":66,"industry_median_days_open":null,"long_open_count":64,"closure_rate_pct":52}}}}